Search filters

List of works by Serge Biesemans

Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs

scholarly article by Giuseppe C. Tettamanzi et al published April 2011 in IEEE Electron Device Letters

Interface trap density metrology from sub-threshold transport in highly scaled undoped Si n-FinFETs

scholarly article by Abhijeet Paul et al published 15 December 2011 in Journal of Applied Physics

One-dimensional Sub-threshold Channels In Nanoscale Triple-gate Silicon Transistors

scientific article published in 2007

Seed Layer and Multistack Approaches to Reduce Leakage in SrTiO3-Based Metal–Insulator–Metal Capacitors Using TiN Bottom Electrode

The Impact of Stacked Cap Layers on Effective Work Function With HfSiON and SiON Gate Dielectrics

Transport-based dopant metrology in advanced FinFETs

scholarly article published December 2008

Work-Function Engineering for 32-nm-Node pMOS Devices: High-Performance TaCNO-Gated Films

Paulina is supported by:

About Paulina

Help