Search filters

List of works by Josep Llosa

A case for resource-conscious out-of-order processors

Cost-conscious strategies to increase performance of numerical programs on aggressive VLIW architectures

DTM, DVS, optimal control

Hierarchical clustered register file organization for VLIW processors

Lifetime-sensitive modulo scheduling in a production environment

Modulo scheduling with reduced register pressure

Power-efficient VLIW design using clustering and widening

Register constrained modulo scheduling

article by J. Zalamea et al published May 2004 in IEEE Transactions on Parallel and Distributed Systems

Software and Hardware Techniques to Optimize Register File Utilization in VLIW Architectures

Paulina is supported by:

About Paulina

Help