Search filters

List of works by Adrià Armejach

Circuit design of a dual-versioning L1 data cache

Circuit design of a dual-versioning L1 data cache for optimistic concurrency

DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations

scientific article published on 16 June 2023

EazyHTM

Exploiting Vector Code Semantics for Efficient Data Cache Prefetching

scientific article published on 03 June 2024

Novel SRAM bias control circuits for a low power L1 data cache

article

Paulina is supported by:

About Paulina

Help