Search filters

List of works by Oscar Palomar

AMMC: Advanced Multi-Core Memory Controller

Advanced Pattern based Memory Controller for FPGA based HPC applications

Dynamic-vector execution on a general purpose EDGE chip multiprocessor

EVX: Vector execution on low power EDGE cores

Evaluation of vectorization potential of Graph500 on Intel's Xeon Phi

Future Vector Microprocessor Extensions for Data Aggregations

Imposing coarse-grained reconfiguration to general purpose processors

Joint Circuit-System Design Space Exploration of Multiplier Unit Structure for Energy-Efficient Vector Processors

MAPC: Memory access pattern based controller

On the selection of adder unit in energy efficient vector processing

PAMS: Pattern Aware Memory System for embedded systems

POSTER

PVMC: Programmable Vector Memory Controller

Physical vs. Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders

Runtime-Aware Architectures

Stand-Alone Memory Controller for Graphics System

VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors

Vector Extensions for Decision Support DBMS Acceleration

article published in 2012

Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications

scientific article published on 09 December 2022

eProcessor

scientific article published on 04 August 2023

Paulina is supported by:

About Paulina

Help