Search filters

List of works by Nils Przigoda

A generic representation of CCSL time constraints for UML/MARTE models

Analyzing Inconsistencies in UML/OCL Models

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers

Checking concurrent behavior in UML/OCL models

Clocks vs. instants relations: Verifying CCSL time constraints in UML/MARTE models

Contradiction Analysis for Inconsistent Formal Models

Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines

Fault Detection in Parity Preserving Reversible Circuits

Frame conditions in symbolic representations of UML/OCL models

Frame conditions in the automatic validation and verification of UML/OCL models: A symbolic formulation of modifies only statements

Leveraging the Analysis for Invariant Independence in Formal System Models

article published in 2015

More than true or false

scholarly article published 2017

Synthesis of reversible circuits with minimal lines for large functions

article

Towards a Verification Flow Across Abstraction Levels: Verifying Implementations Against Their Formal Specification

Verification-Driven Design Across Abstraction Levels: A Case Study

Paulina is supported by:

About Paulina

Help