Search filters

Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si

Image Image of a generic work. The text above it indicates that there is no free image of the work available, and that if you own one, you can click on the placeholder link to upload it.
Description scientific article published in August 2016
Author/s

author: Lars-Erik Wernersson  Erik Lind 

Publication date August 2016
Language
Country of origin
Wikipedia link
Copyright status
Missing/wrong data? Edit Wikidata item