New development on digital architecture for efficient pixel readout ASIC at extreme hit rate for HEP detectors at HL-LHC

New development on digital architecture for efficient pixel readout ASIC at extreme hit rate for HEP detectors at HL-LHC

article

Author/s

Work details

Publication date: October 2016

Language: English

Copyright status

Copyright status information is not available for this work. The copyright status depends on the jurisdiction, the author's date of death and the date the work was created or published.

To learn more about copyright terms in different countries, visit the countries and terms page.