Search filters

Simulation of digital pixel readout chip architectures with the RD53 SystemVerilog-UVM verification environment using Monte Carlo physics data

Image Image of a generic work. The text above it indicates that there is no free image of the work available, and that if you own one, you can click on the placeholder link to upload it.
Description
Author/s

author: Tomasz Hemperek  Sara Marconi 

Publication date January 26, 2016
Language
Country of origin
Wikipedia link
Copyright status
Missing/wrong data? Edit Wikidata item