Search filters

An FPGA based Topological Processor prototype for the ATLAS Level-1 Trigger upgrade

Image Image of a generic work. The text above it indicates that there is no free image of the work available, and that if you own one, you can click on the placeholder link to upload it.
Description
Author/s

author: Eduard Simioni  Stefan Tapprogge  Volker Büscher  Uli Schäfer  Weina Ji 

Publication date December 7, 2012
Language
Country of origin
Wikipedia link
Copyright status
Missing/wrong data? Edit Wikidata item