A pattern recognition mezzanine based on associative memory and FPGA technology for Level-1 track triggers for the HL-LHC upgrade
| Image |  |
|---|---|
| Description | scholarly article published October 2015 |
| Author/s |
author: Fabrizio Palla Giacomo Fedi Leonello Servoli Gian Mario Bilei |
| Publication date | October 2015 |
| Language | |
| Country of origin | |
| Wikipedia link | |
| Copyright status | |
| Missing/wrong data? | Edit Wikidata item |