A Pattern Recognition Mezzanine based on Associative Memory and FPGA technology for Level 1 Track Triggers for the HL-LHC upgrade
| Image |  |
|---|---|
| Description | scholarly article by D. Magalotti et al published 22 February 2016 in Journal of Instrumentation |
| Author/s | |
| Publication date | February 22, 2016 |
| Language | |
| Country of origin | |
| Wikipedia link | |
| Copyright status | |
| Missing/wrong data? | Edit Wikidata item |