Search filters

Error-free continuously-tunable delay at 10 Gbit/s in a reconfigurable on-chip delay-line.

Image Image of a generic work. The text above it indicates that there is no free image of the work available, and that if you own one, you can click on the placeholder link to upload it.
Description scientific article published in June 2008
Author/s

author: Francesco Morichetti  Andrea Melloni 

Publication date June 1, 2008
Language English
Country of origin
Wikipedia link
Copyright status
Missing/wrong data? Edit Wikidata item