Search filters

A 0.35 μm sub-ns wake-up time ON-OFF switchable LVDS driver-receiver chip I/O pad pair for rate-dependent power saving in AER bit-serial links.

Image Image of a generic work. The text above it indicates that there is no free image of the work available, and that if you own one, you can click on the placeholder link to upload it.
Description scientific article published in October 2012
Author/s

author: Bernabé Linares-Barranco  María Teresa Serrano Gotarredona 

Publication date October 1, 2012
Language
Country of origin
Wikipedia link
Copyright status
Missing/wrong data? Edit Wikidata item