HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model - Testbench and EDA Project Generation
| Image |  |
|---|---|
| Description | scientific article published on 21 June 2024 |
| Author/s |
author: John Patrick Byrne Fearghal Morgan Frank Callaly Abishek Bupathi Declan O'Loughlin Muhammad Adnan Elahi Roshan George Seán Kelly |
| Publication date | June 21, 2024 |
| Language | |
| Country of origin | |
| Wikipedia link | |
| Copyright status | |
| Missing/wrong data? | Edit Wikidata item |